## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) A method of allocating resources in a plurality of processors system, each processor of said plurality having a cache associated therewith, comprising:

when at least one processor of said plurality of processors system is idle, determining when detecting at least one other processor of said plurality of processors which is not idle;

timing a predetermined period of time during which said at least one other processor which is not idle remains not idle; and

if said at least one other processor which is not idle remains not idle when the predetermined period of time has elapsed, then poaching a process on a queue of said at least one non-idle processor to be run by said at least one processor which is idle.

- 2. (Original) The method of Claim 1 wherein if more than one processor is idle, poaching the process with the idle processor which is electrically closest to the at least one non-idle processor.
- 3. (Original) The method of Claim 1 wherein the time period during which a non-idle processor is allowed to remain non-idle is greater the farther away a non-idle processor is electrically located relative to an idle processor.
- 4. (Original) The method of Claim 1 wherein an idle processor will first try to poach from a non-idle processor electrically closest to it, and if the processor electrically closest to the idle processor is idle, it will then try to poach from the next processor which is electrically closest to it until it encounters a non-idle processor on which poaching can occur.
- 5. (Original) The method of Claim 1 wherein it is conducted on a ccNUMA system.
- 6. (Original) The method of Claim 1 wherein each processor starts a timer associated therewith when it goes non-idle, and allowing an idle processor to poach a process therefrom only when a predetermined amount of time has elapsed on the timer.

Application No. 09/677,120 Amendment dated June 23, 2004 Reply to Office Action dated March 25, 2004 Express Mail EV406652085US

- 7. (Canceled)
- 8. (Canceled)
- 9. (Original) The method of Claim 1 wherein said processor system is a four block system comprised of sixteen processors arranged as CPU<sub>0</sub>, CPU<sub>1</sub>, CPU<sub>2</sub>, CPU<sub>3</sub> on a locale 0, CPU<sub>4</sub>, CPU<sub>5</sub>, CPU<sub>6</sub>, CPU<sub>7</sub> on a locale 1, CPU<sub>8</sub>, CPU<sub>9</sub>, CPU<sub>10</sub>, CPU<sub>11</sub> on a locale 2, and CPU<sub>12</sub>, CPU<sub>13</sub>, CPU<sub>14</sub>, CPU<sub>15</sub> on a locale 3, and further comprising having each idle processor attempt to poach first from its nearest non-idle processor in its locale, and if there are no non-idle processors in said locale, from a processor in the closest locale having non-idle processors.
- 10. (Original) The method of Claim 9 wherein in the event more than one idle processors attempt to peach a process from a non-idle processor, allowing the idle processor in closest electrical proximity to the non-idle processor peach the process.
- 11. (Currently Amended) A data processing system for allocating resources for simultaneously executing a plurality of processing tasks, comprising:
  - a plurality of processors, each having a cache associated therewith;
  - a timer associated with each processor for timing from the beginning of receiving a process from the processor's queue, the duration of time the process is run, during which time the processor is running the process is non-idle;

means <u>for detecting at least one other processor of said plurality of processors which is</u> <u>not idle, and for determining the duration of time any one of said at least one other processor</u> is not idle;

means for then poaching a process from a non-idle processor by an idle processor when said duration of time during which the non-idle processor is running a process exceeds a predetermined amount.

Application No. 09/677,120 Amendment dated June 23, 2004 Reply to Office Action dated March 25, 2004 Express Mail EV406652085US

- 12. (Currently Amended) The system of Claim 11 further comprising means for allowing an idle processor <u>connected</u> electrically closest <del>connected</del> to a non-idle processor to poach a process in the event there are more than one non-idle processors.
- 13. (Original) The system of Claim 1 further configured to allow the time period during which a processor is allowed to remain non-idle is determined in accordance with proximity in electrical connection between the non-idle processor and a non-idle processor, wherein the greater the connection distance, the greater the predetermined amount of time.
- 14. (Original) The system of Claim 11 configured for having an idle processor first try to poach from a non-idle processor electrically closest to it, and if the processor electrically closest to it is idle, then to try to poach from the next electrically closest processor until it encounters a non-idle processor on which poaching can occur.
- 15. (Original) The system of Claim 11 wherein said system is a ccNUMA system.
- 16. (Original) The system of Claim 11 wherein each processor is configured for starting the timer associated therein when it goes non-idle.
- 17. (Original) The system of Claim 16 wherein each processor is configured for setting the predetermined amount of time in relation to electrical connection proximity between an idle processor and a non-idle processor.
- 18. (Original) The system of Claim 17 wherein each processor is configured for setting the predetermined amount of time such that the greater the electrical connection distance between an idle and a non-idle processor, the greater the amount of time which is allowed to elapse before an idle processor is allowed to poach a process from a non-idle processor.
- 19. (Original) The system of Claim 1 wherein the plurality of processors are arranged in four blocks comprised of sixteen processors arranged as CPU<sub>0</sub>, CPU<sub>1</sub>, CPU<sub>2</sub> and CPU<sub>3</sub> on a locale 0, CPU<sub>4</sub>, CPU<sub>5</sub>, CPU<sub>6</sub> and CPU<sub>7</sub> on a locale 1, CPU<sub>8</sub>, CPU<sub>9</sub>, CPU<sub>10</sub> and CPU<sub>11</sub> on a locale 2, and CPU<sub>12</sub>, CPU<sub>13</sub>, CPU<sub>14</sub> and CPU<sub>15</sub> on a locale 3, and comprising said processors configured such that each idle processor attempts to poach first from its nearest non-idle

Application No. 09/677,120 Amendment dated June 23, 2004 Reply to Office Action dated March 25, 2004 Express Mail EV406652085US

processor in its locale, and if there are no non-idle processors in said locale, from a processor in the closest locale having non-idle processors.

- 20. (Original) The system of Claim 19 wherein said processors are configured for allowing an idle processor in closest electrical connection to a non-idle processor to poach a process therefrom in the event more than one idle processor attempts to poach a process from said non-idle processor.
- 21. (New) A method of allocating resources in a plurality of processors system, each processor of said plurality having a cache associated therewith, comprising:

when at least one processor of said plurality of processors of said system is idle, detecting at least one other processor of said plurality of processors which is not idle;

starting a timer at said at least one other processor when it goes not idle, and timing a predetermined period of time during which said at least one other processor which is not idle remains not idle;

if said at least one other processor which is not idle remains not idle when the predetermined period of time has elapsed on the timer, then poaching a process therefrom with an idle processor; and

conducting said poaching in a manner wherein an idle processor first tries to poach from a non-idle processor electrically closest to it, and if the processor electrically closest to the idle processor is idle, trying to poach from the next processor which is electrically closest to it until it encounters a non-idle processor on which poaching can occur, and wherein the predetermined time period during which a non-idle processor is allowed to remain non-idle is greater the farther electronically away a non-idle processor is located relative to an idle processor.